



WAVE®

COMPUTING
Revolutionizing AI from the
Datacenter to the Edge


**Adapting the Wave Dataflow Architecture
to a Licensable AI IP Product**

Presented by **Yuri Panchul**, MIPS Open Technical Lead

On SKOLKOVO Robotics & AI Conference. April 15-16, 2019

www.wavecomp.ai

Wave + MIPS: A Powerful History of Innovation



2010

Wave founded by Dado Banatao as Wave Semiconductor, with a vision of ushering in a new era of AI computing




2012

Developed Coarse Grain Reconfigurable Array (CGRA) semiconductor architecture



2014

Delivered 11GHz test chip at 28nm



2016

Announced Derek Meyer as CEO
Launched Early Access Program to enable data scientists to experiment with neural networks



2018

Wave acquires MIPS to deliver on its vision for revolutionizing AI from the datacenter to the edge
Announced partnership with Broadcom and Samsung to develop next-gen AI chip on 7nm node
Launched MIPS Open initiative
Closed Series D Round of funding at \$86M, bringing total investment to \$115M+
Expanded global footprint with offices in Beijing and Manila

2010

2011

2012

2013

2014

2015

2016

2017

2018

2019

2011

Wave develops dataflow-based technology, providing higher performance and scalability for AI applications

MIPS introduces first Android-MIPS based Set top box at CES

Google selects MIPS architecture for use in its Android 3.0, "Honeycomb" mobile device



2013

Wave expanded team to include architecture, silicon and software expertise

MIPS Technologies is sold to Imagination Technologies.



2015

Renamed the company to Wave Computing to better reflect focus on accelerating AI with dataflow-based solutions

MIPS Automotive MCUs & ADAS engagements with MobilEye, Microchip & MStar



2017

MIPS business is sold by Imagination Technologies to Tallwood Venture Capital as Tallwood MIPS Inc. for \$65M

MediaTek selects MIPS for LTE modems




2019

Created MIPS Open Advisory Board

MIPS Powering 80% of ADAS-enabled automobiles

Wave Joins Amazon, Facebook, Google and Samsung to Support Advanced AI Research at UC Berkeley





*AI was born in
Datacenter*

**Revolutionizing AI from the
Datacenter to the Edge**

Market Drivers



Networking



Enterprise

Mobile



Industrial



Autonomous

IOT

AI Use Cases



Privacy



Security



Isolated



Low latency

Cost



Bandwidth




Storage




Compute

Key Benefits:

- Highly Scalable to address broad AI use cases
- Supports **Inference** and **Training**
- High flexibility to support all AI algorithms
- High efficiency for key AI CNN algorithms
- Configurable to support AI use cases
- Mature Software Platform support




Data Rates & Network Complexity Drive Data Compute Performance Demands



These curves represent the conceptual combination of these technologies, not actual independent performance.

Configurable Architecture for Tensor Processing

- Configurable MACs, Accumulation and Array Size
- Overlap of Communication & Computation
- Compatible datatypes with WaveFlow™ Core
- Supports int8 for inferencing
- Roadmap to bfloat16, fp32 for training



ResNet-50	Inferences/Sec*
Compute Density	~1K/mm2
Compute Efficiency	~500/watt


- Core, Int8, 7nm Fin-FET nominal process/Vdd/temp
- Batch=1, std model w/o pruning, performance and power vary with array size/configuration

MAX TOPs	TOPs/Watt	TOPs/mm ²
1024	8.3	10.1


- Core, Int8, 8x8 tile config, 7nm Fin-FET nominal process/Vdd/temp

- Configurable IMEM and DMEM Sizes
- Overlap of communication & Computation
- Compatible datatypes with WaveTensor™
- Integer (Int8, Int16, Int32) for inference
- Roadmap (bfloat16, fp32) for training

- Wide range of scalable solutions (2-1K tiles)
- Future Proof all AI algorithms
- Flexible 2 dimensional tiling implementation
- Reconfigurable for dynamic networks
- Concurrent Network execution
- Supports signal and vision processing



Tile = (16 PE's + 8 MACS)



WaveFlow™ = Wave Dataflow Array of Tiles




Follow

Looks like NIPS 2018 may have sold out in under 15 minutes. For those debating ML hype, getting a ticket to a ML conference is now more challenging than a Taylor Swift conference or a Hamilton showing

8:22 AM - 4 Sep 2018 from Iceland

Publications per year



What is the likelihood that your DNN accelerator will run all these “yet to be invented” networks?



Wave’s TritonAI™ 64 platform combines a reconfigurable processor with an efficient neural network accelerator.

Offers customers peace of mind and investment protection

Future-proof your Silicon

CNN Layers

- Sparse Matrix-Vector Processing
- Stochastic pooling
- Median pooling (illumination estimation & color correction)

Activation functions

- Leaky rectified linear unit (Leaky ReLU) (used in Yolo3)
- Parametric rectified linear unit (PReLU)
- Randomized leaky rectified linear unit (RReLU)

Custom Operators (e.g.)

- Novel Loss Function
- New Softmax Implementation
- Image resize nearest neighbor

Data Preprocessing

- Scaling
- Aspect Ratio adjustment
- Normalizing

Other Functions


- Compression/Decompression
- Encryption/Decryption
- Sorting

MIPS-64:

- MIPS64r6 ISA
 - 128-bit SIMD/FPU for int/SP/DP ops
 - Virtualization extensions
- Superscalar 9-stage pipeline w/SMT
- Caches (32KB-64KB), DSPRAM (0-64KB)
- Advanced branch predict and MMU

Multi-Processor Cluster:

- 1-6 cores
- Integrated L2 cache (0-8MB, opt ECC)
- Power mgmt. (F/V gating, per CPU)
- Interrupt control with virtualization
- 256b native AXI4 or ACE interface




Software Platform:

- Mature IDE & Tools
- Driver Layer for Technology Mapping
- Linux Operating system support/updates
- Abstract AI Framework calls via WaveRT™ API
- Optimized AI Libraries for:
 - CPU/SIMD/WaveFlow/WaveTensor
- TensorFlow-Lite Build support/updates
- Extensible to Edge Training with Full TensorFlow Build



Configurable Hardware Platform:

- MIPS64r6 ISA Cluster
 - 1- 6 cores
 - 1-4 threads/core
 - L1 I/D (32KB-64KB)
 - Unified L2 (256K to 8 Mbytes)
- WaveFlow Tile Array
 - 4 – N Tiles
- WaveTensor Slice Array
 - 1 – N Slices





**Federated
Learning:**
The Next Frontier in
Edge AI

Better ML comes at a cost of collecting data
Most training done in the cloud. i.e. Send your data to the cloud.



Diminished Privacy

- Where is your data?
- Who has access to your data?


Incompatible with Banks, Insurance, Military, Health sectors

Latency Problems

- Most access technologies are asymmetric

High Communications Costs


Federated learning uses training at the edge to refine the global model



1. Server selects a group of users
2. Users receive copy of central model
3. Users update model based on local data ("Training at the Edge")
4. Updates are shared with the server (User data remains private)
5. Server aggregates the changes and updates the central model

Benefits & Use Cases:


- Transfer learning using local data at edge
- Edge data remains private
- Social networking applications
- Intelligent transportation systems that help increase passenger & pedestrian safety + traffic flow






Federated learning uses training at the edge to refine a global master model

Benefits & Use Cases:

- Transfer learning using local data at edge
- Edge data remains private
- Social networking applications
- Intelligent transportation systems that help increase passenger & pedestrian safety + traffic flow




Training into Two Camps: Float16 or bfloat16 datatypes



Edge Training Development

- Training Stacks for
 - Federated Learning at the Edge
 - Transfer Learning at the edge
 - Local or personalized models
- Full TensorFlow Build
 - WaveRT API Ext for Training
 - Optimized SIMD FP32 & bfloat16 eigen libraries
 - Deploy training at the edge



Wave's TritonAI™ Platform Drives Inferencing to the Edge

Wave's TritonAI™ Platform is a configurable, scalable & programmable offering customers' efficiency, flexibility and AI investment protection

Wave will enable "Training at the edge" with next-gen MIPS AI processor bfloat16 architectures



Thank You

If you have questions or would like more information,
visit www.wavecomp.ai



@wavecomputing



<https://www.linkedin.com/company/wave-computing>



<https://www.facebook.com/WaveComp/>



MIPS-Classic Cores

Presented by Yuri Panchul
MIPS Open Technical Lead
MIPS Open Meetup in Moscow
April 15, 2019

- 1 Three classes of CPU Cores
- 2 I-Class brings the ultimate differentiation
- 3 Next 12-months focus on I-Class

P-Class

High single thread performance via OoO multi-issue design. High data throughput apps

I-Class

Performance/cost balanced Efficiency via multi-threading AP & RT embedded apps

M-Class


Size/Cost optimized CPUs Class leading perf efficiency IoT & embedded apps

32-bit	P5600 MIPS32, multi-issue, 1-6 cores VZ, 128b SIMD/FPU, 40b PA			P6600 MIPS64, multi-issue, 1-6 cores VZ, 128b SIMD/FPU
	I6400 MIPS64, dual issue, 1-6 cores SMT, VZ, SIMD/FPU	I6500 Many core/multi-cluster Hetero cluster/multi-cluster I6400 + DSPRAM, ITC, LL ports	I6500-F FuSa version I6500 Safety Element out of Context (SEooC) design	
64-bit	interAptiv MIPS32, single issue, 1-4 cores MT, DSP, FPU, MPU or MMU			I7200 nanoMIPS, dual issue, 1-4 cores VMT, DSP, MPU/MMU, LL ports
32-bit	microAptiv MIPS32/microMIPS, MCU/MPU, SRAM/L1 cache DSP, FPU (UCF), SRS	M5100/M5150 microAptiv + VZ, FPU, Anti-Tamper	M6200/M6250 +30% higher frequency than microAptiv, M51xx ECC, AXI, 40b PA, APB	

	microAptiv	M51xx	M62xx	interAptiv	I7200	I6500/-F	P5600	P6600
MIPS Primary ISA	MIPS32 r5	MIPS32 r5	MIPS32 r6	MIPS32 r5	nanoMIPS32	MIPS64 r6	MIPS32 r5	MIPS64 r6
Virtual/Phys Addr Bits	32/32	32/32	32/32	32/32	32/32	48/48	32/40	48/40
FPU	✓ (UC version only)	✓	-	MT	-	MT w/SIMD	Hi Perf w/SIMD	Hi Perf w/SIMD
DSP/SIMD extensions	DSP ASE r2	DSP ASE r2	DSP ASE r2	DSP ASE r2	DSP ASE r2	MSA 128-bit	MSA 128-bit	MSA 128-bit
Virtualization	-	✓	-	-	-	✓	✓	✓
Small code size ISA	microMIPS32	microMIPS32	microMIPS32	MIPS16e2 ASE	nanoMIPS32	-	-	-
Multi-threading	-	-	-	2 VPE, 9 TC	3 VPE, 9 TC	4 VPE	-	-
SuperScalar	-	-	-	-	Dual-issue in order	Dual-issue in order	Multi-issue OoO	Multi-issue OoO
Pipeline stages	5	5	6	9	9	9	16	16
Relative Frequency*	0.6x	0.6x	0.75x	1x	0.95x	0.90x	1.10x	1.10x
SPRAMs (I/D/U)	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / ✓	- / ✓ / -	- / - / -	- / - / -
L1 caches	✓	✓	✓	✓	✓	✓	✓	✓
L2 cache	-	-	-	✓	✓	✓	✓	✓
Coherent Multi-Core	-	-	-	Up to 4 cores	Up to 4 cores	Up to 6 cores, Up to 64 clusters	Up to 6 cores	Up to 6 cores
Native System Bus I/F	AHB-Lite	AHB-Lite	AXI	OCP 2 or AXI	AXI	AXI or ACE	AXI	AXI

* Relative Frequencies are approximate, are provided for rough guidance only, and will vary to some extent in different process nodes

MIPS architecture and IP cores offer powerful, unique capabilities



MIPS IP cores

1. Offer leading Power Performance Area (PPA) across the range
2. Provide ultimate scalability: multi-thread, multi-core, multi-cluster
3. Address Functional Safety to ISO 26262 for automotive and IEC 61508 for industrial


WAVE[®]
COMPUTING





The I-Class


16500

17200










MMU : enable OS like Linux to manage memory efficiently as well as enforcing memory isolation and protection.


SMT (Multi-Threading): up to 4 hardware threads makes I6500 behave like 4-CPU's. Each hardware thread adds ~10% area; 1st thread, boost throughput by as much as 50%

SIMD (Single Instruction Multiple Data): Vector level Arithmetic and Boolean engine working. Ability to execute multiple math operation per cycle.

- **Multi-threaded multi-core 32-bit processor IP**
- **Designed for high performance embedded systems with real-time requirements**
 - LTE/5G, communications processing
 - Wireless router/gateway processor
 - Data/packet processing






2 Native ISA for MIPS I7200





Success Stories

Market specific use-cases



Feature	ADAS	LTE/5G	Datacenter
Application	1 Autonomous driving	Broadband LET modem	Converged Infrastructure. Distributed Workload processing
Value Prop	2 SMT, RT, IPC, VZ	SMT, RT, IPC, low power, small code	SMT, RT, IPC, distributed work load, VZ
Key drivers	3 Heterogeneous, FuSa / SEooC, multi-Cluster	High efficiency class leading 32b uArch High perf small code size ISA Low latency embedded/ RT features	Threads / cores / clusters low latency payload processing
Likely Customers	Denso, Renesas, NXP, OnSemi, Samsung, Toshiba, Cypress, STM, Microchip, Bosch,.. Baidu, Argo, ...	MTK, UniSoc, Qualcomm, Sony,	Cisco, Huawei, Broadcom, Marvell, Juniper, Google,



Application Segment 1

ADAS



I6500-F at heart of heterogeneous coherent processing clusters in next-gen EyeQ[®]5 SoC

Designed to act as central computer for sensor fusion in Fully Autonomous Driving (FAD) vehicles starting 2020

“Our EyeQ[®]5 SoC will be the most advanced solution of its kind for fully autonomous vehicles which will start rolling out in 2020. The ASIL B(D) features in the I6500-F are key to ensuring our chip achieves the highest level of safety.”

2018


– Elchanan Rushinek, SVP Engineering, Mobileye



2 Less power or more CPU headroom

Per core, normalized to A53 Values (@ same frequency)

Simultaneous Multi-Threading



- Based on Cortex A53 data reported by ARM on website and/or in presentation materials, plus benchmarked results on Linaro (HiSilicon Octa A53 Kirin620) with Linux kernel: 3.18.0-linaro-hikey SMP preempt, RFS Debian squeeze, with GCC-based 5.0.0 toolchain. A7 scores are ARM claims. Measured results are lower.
- I6400 results are based on production released RTL, FPGA platform benchmarking and in case of SPEC, 1 enhancement for next release performance models testing



Application Segment 2

LTE/5G

Mediatek 5G LTE modem


LTE

- Mediatek designed MIPS into modem across multiple products
- First version, Helio X30, in production


MIPS Advantage

- Hardware Multi-Threading (MT)**
 - Fast inter-thread communications
 - Higher performance/high processing efficiency
- Scalability**
 - 1-4 cores, 2 threads per core
- Deterministic ; Real-time interrupts**


About MIPS in the application



“MIPS CPUs, with their powerful multi-threading capability, offer a combination of efficiency and high throughput for LTE modems that contributes significantly to system performance.” **said Dr. Kevin Jou, SVP and CTO, MediaTek.** 2018



CoreMark/MHz



ARM scores reported by ARM for AArch32. Thumb2 scores likely 5-10% lower.
MIPS scores are MIPS32 for interAptiv, and nanoMIPS for I7200




Application Segment 3 Data-center

- 1 **Scalable - Multi-threading to Multi-core to Multi-cluster**
 - **Configurable - Heterogeneous inside & outside**
- 2 **Optimized for High-throughput data processing applications**
- 3 **Real-time, secure, deterministic and low latency**

“The MIPS Simultaneous Multi-Threading architecture is an important technique to ensure that such workloads run efficiently as measured by the CPU’s instructions per clock, or IPC. We have seen that this efficiency translates directly into a smaller area as well as lower power for silicon implementations based on MIPS.” 2018

Pradeep Sindhu, CEO of Fungible



1 Why MT?



- A path to higher performance, and higher efficiency
- 30%-60% higher performance for 10% per Thread increase

2 Easy to use – programming model is same as multi-core

- A thread looks like a core to standard SMP OS

3 Simultaneous / concurrent execution

- Zero Cycle overhead context switching



	microAptiv	M51xx	M62xx	interAptiv	I7200	I6500/-F	P5600	P6600
MIPS Primary ISA	MIPS32 r5	MIPS32 r5	MIPS32 r6	MIPS32 r5	nanoMIPS32	MIPS64 r6	MIPS32 r5	MIPS64 r6
Virtual/Phys Addr Bits	32/32	32/32	32/32	32/32	32/32	48/48	32/40	48/40
FPU	✓ (UC version only)	✓	-	MT	-	MT w/SIMD	Hi Perf w/SIMD	Hi Perf w/SIMD
DSP/SIMD extensions	DSP ASE r2	DSP ASE r2	DSP ASE r2	DSP ASE r2	DSP ASE r2	MSA 128-bit	MSA 128-bit	MSA 128-bit
Virtualization	-	✓	-	-	-	✓	✓	✓
Small code size ISA	microMIPS32	microMIPS32	microMIPS32	MIPS16e2 ASE	nanoMIPS32	-	-	-
Multi-threading	-	-	-	2 VPE, 9 TC	3 VPE, 9 TC	4 VPE	-	-
SuperScalar	-	-	-	-	Dual-issue in order	Dual-issue in order	Multi-issue OoO	Multi-issue OoO
Pipeline stages	5	5	6	9	9	9	16	16
Relative Frequency*	0.6x	0.6x	0.75x	1x	0.95x	0.90x	1.10x	1.10x
SPRAMs (I/D/U)	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / -	✓ / ✓ / ✓	- / ✓ / -	- / - / -	- / - / -
L1 caches	✓	✓	✓	✓	✓	✓	✓	✓
L2 cache	-	-	-	✓	✓	✓	✓	✓
Coherent Multi-Core	-	-	-	Up to 4 cores	Up to 4 cores	Up to 6 cores, Up to 64 clusters	Up to 6 cores	Up to 6 cores
Native System Bus I/F	AHB-Lite	AHB-Lite	AXI	OCP 2 or AXI	AXI	AXI or ACE	AXI	AXI

Sample ARM Mapping

M3

M4

M23 M33

R52 R7 R8

A53

A57

A72



MIPS Open™

The New Standard in Open Use ISAs

Presented by Yuri Panchul, MIPS Open Technical Lead
MIPS Open Meetup in Moscow, April 15, 2019





- Accelerates innovation for system-on-chip designs
- Expands adoption of MIPS RISC architecture & grows supporting ecosystem
- Dedicated Advisory Board prevents architectural fragmentation
- Delivers peace of mind & investment protection for existing MIPS customers

Decades of silicon-proven innovation



ADAS



TVs



Smartphones



Routers



Set-top boxes



Switches

Fueling Next-Gen Edge Designs



Autonomous vehicles



Visual analytics




IoT



HPC

Unified Approach	Proven Architecture	Established Ecosystem	Matured Technology
<ul style="list-style-type: none"> • Compatibility • No Fragmentation • Same tools, software • Flexibility – UDI support 	<ul style="list-style-type: none"> • MIPS architecture-based designs are shipping in billions of devices • Shipping Products – wired modems, wireless modems – LTE/5G/Wi-Fi, IoT, automotive – ADAS, data centers, AI and others. 	<ul style="list-style-type: none"> • Well-established • Tools, software, applications, boards • Supported and used by customers/ partners 	<ul style="list-style-type: none"> • 30+ years of legacy of MIPS architecture • Enabler to build the next trillion devices/ applications

MIPS Open is the World's First Commercial-ready, Silicon Proven, Feature-Rich Architecture Available for Open Use





DOWNLOADS

MIPS OPEN™ COMPONENTS ▾

RESOURCES ▾

ABOUT ▾

LOGIN

Wave's First MIPS Open Program Components Now Live

Immediate Access to the Proven, Industry-Standard and Patent-Protected
MIPS RISC Architecture

Learn more →



MIPS Open ISA	MIPS Open Tools	MIPS Open FPGA	MIPS Open Cores
<ul style="list-style-type: none">• Latest R6 version of 32-bit/64-bit ISA• Extensions such as Virtualization, Multi-threading, SIMD, DSP and microMIPS architectures	<ul style="list-style-type: none">• IDE for Embedded RTOS and Linux Embedded Edition• Enables MIPS software developers to build, debug, and deploy applications on MIPS-based hardware and software platforms	<ul style="list-style-type: none">• Getting Started Guide - provides MIPS Open FPGA system as a set of Verilog files• Labs - includes 25 hands-on labs that guide users in exploring computer architecture & system-level design• SOC - shows how to build a system-on-chip design based on MIPS Open FPGA that loads the open source Linux	<ul style="list-style-type: none">• Low power, low footprint microAptiv cores• Microprocessor(MPU)• Microcontroller (MCU)• Targeted for embedded applications


MIPS Open Components includes the latest MIPS R6 ISA, low power, low footprint microAptiv cores, microAptiv soft core targeted for FPGA and tools for software development.

Open Use License	Certification	Patent License	Comprehensive Package
<ul style="list-style-type: none"> • MIPS Open use license includes: <ul style="list-style-type: none"> • Latest MIPS R6 architecture documents • microAptiv cores • Tools • microAptiv softcore targeted for FPGA 	<ul style="list-style-type: none"> • Access to certification services to core developers • Verification and Certification of cores developed using MIPS R6 ISA. 	<ul style="list-style-type: none"> • Right and license under R6 architecture patents to design, build and sell cores • Use of the “MIPS Certified” trademark logo for certified cores 	<ul style="list-style-type: none"> • Complete package • Instruction set, cores, tools for the community to accelerate innovation at the edge

MIPS Open provides a comprehensive open use package and tools to enable fast time to market for certified cores.

Building on an established ecosystem...

Growing new markets with AI



...creating an AI solution stack that enables end-to-end business models

Individual Membership

Entry level

FREE

per year

- Allows participation in all working groups and access to all working group materials.
- Represent individual, academic and non profits interests.

Silver Membership

Entry level of corporate membership.

\$ 10,000

per year

- Allows participation in all working groups and access to all working group materials.
- Right to vote on working group initiatives.
- Can be appointed to lead a working group. If so appointed, automatically become a member of the technical steering committee.
- Can be nominated to run for election to the board of directors as a Silver class representative.
- Vote as a Silver class for representation on the board of directors.

Gold Membership

Middle tier of membership.

\$ 50,000

per year

- Allows participation in all working groups and access to all working group materials.
- Right to vote on working group initiatives.
- Can be appointed to lead a working group. If so appointed, automatically become a member of the technical steering committee.
- Can be nominated to run for election to the board of directors as a Gold class representative.
- Vote as a Gold class for representation on the board of directors. Allows participation in all working groups and access to all working group materials.

Platinum Membership

Decision-making level of membership

\$ 100,000

per year

- Leadership and decision-making level of membership.
- Automatically appointed to the board of directors and the technical steering committee.
- Set direction, approve budgets and projects, appoint working group leaders, create new working groups, and supervise foundation staff.
- Have access to all foundation meetings and materials.
- Allows participation in all working groups and access to all working group materials.
- Right to vote on working group initiatives. Leadership and decision-making level of membership.





Thank You

